Messages in this thread | | | Date | Wed, 2 Aug 2000 14:15:21 -0400 (EDT) | From | Peter Jones <> | Subject | Re: VIA IDE DMA status? |
| |
On 31 Jul 2000 nbecker@fred.net wrote:
> I just tested 2.4.0-test5 on a VIA Athlon MB. DMA doesn't seem to > work (at all). Does 2.4.0-test5 include the current IDE patches or do > I need more? > > > Bus 0, device 7, function 1: > IDE interface: VIA Technologies, Inc. VT82C586 IDE [Apollo] (rev 16). > Master Capable. Latency=32. > I/O at 0xd000 [0xd00f].
I've got a similar machine (a ka7 board), which has:
00:07.1 IDE interface: VIA Technologies, Inc. VT82C586 IDE [Apollo] (rev 10) (prog-if 8a [Master SecP PriP]) Flags: bus master, medium devsel, latency 32 I/O ports at a000 [size=16] Capabilities: [c0] Power Management version 2
/proc/ide/via shows: --------------------------------- Command register = 0x7 Master Read Cycle IRDY 0 Wait State Master Write Cycle IRDY 0 Wait State FIFO Output Data 1/2 Clock Advance: off Bus Master IDE Status Register Read Retry: on Latency timer = 32 (max. = 0) Interrupt Steering Swap: off ------------------Primary IDE------------Secondary IDE----- both channels togth: yes yes Prefetch Buffer : on on Post Write Buffer: on on FIFO Conf/Chan. : 08 08 Threshold Prim. : 1/2 1/2 Read DMA FIFO flush: on on End Sect. FIFO flush: on on Max DRDY Pulse Width: No limitation Bytes Per Sector: 512 512 --------------drive0------drive1-------drive0------drive1---- DMA enabled: no no yes yes Act Pls Width: 03 04 03 04 Recovery Time: 02 02 02 02 Add. Setup T.: 4T 4T 4T 4T ------------------UDMA-Timing-Control------------------------ Enable Meth.: 1 1 0 0 Enable: yes yes no no Transfer Mode: PIO PIO DMA DMA Cycle Time: 3T 3T 5T 5T ---------------------------------
This seems to suggest that DMA is indeed working (though not necesarily optimally).
> CONFIG_BLK_DEV_CMD640=y > # CONFIG_BLK_DEV_CMD640_ENHANCED is not set > # CONFIG_BLK_DEV_ISAPNP is not set > CONFIG_BLK_DEV_RZ1000=y > CONFIG_BLK_DEV_IDEPCI=y > CONFIG_IDEPCI_SHARE_IRQ=y > CONFIG_BLK_DEV_IDEDMA_PCI=y > # CONFIG_BLK_DEV_OFFBOARD is not set > CONFIG_IDEDMA_PCI_AUTO=y > CONFIG_BLK_DEV_IDEDMA=y > CONFIG_IDEDMA_PCI_WIP=y > # CONFIG_IDEDMA_NEW_DRIVE_LISTINGS is not set > # CONFIG_BLK_DEV_AEC62XX is not set > # CONFIG_AEC62XX_TUNING is not set > # CONFIG_BLK_DEV_ALI15X3 is not set > # CONFIG_WDC_ALI15X3 is not set > # CONFIG_BLK_DEV_AMD7409 is not set > # CONFIG_AMD7409_OVERRIDE is not set > # CONFIG_BLK_DEV_CMD64X is not set > # CONFIG_BLK_DEV_CY82C693 is not set > # CONFIG_BLK_DEV_CS5530 is not set > # CONFIG_BLK_DEV_HPT34X is not set > # CONFIG_HPT34X_AUTODMA is not set > # CONFIG_BLK_DEV_HPT366 is not set > # CONFIG_BLK_DEV_PIIX is not set > # CONFIG_PIIX_TUNING is not set > # CONFIG_BLK_DEV_NS87415 is not set > # CONFIG_BLK_DEV_OPTI621 is not set > # CONFIG_BLK_DEV_PDC202XX is not set > # CONFIG_PDC202XX_BURST is not set > # CONFIG_BLK_DEV_SIS5513 is not set > # CONFIG_BLK_DEV_TRM290 is not set > CONFIG_BLK_DEV_VIA82CXXX=y > CONFIG_VIA82CXXX_TUNING=y
I don't have CONFIG_VIA82CXXX_TUNING set.
> # CONFIG_IDE_CHIPSETS is not set > CONFIG_IDEDMA_AUTO=y > CONFIG_IDEDMA_IVB=y
I don't have CONFIG_IDEDMA_IVB set either. Maybe your box isn't detecting cables properly, or your cables just suck?
> Jul 28 10:09:35 adglinux1 kernel: Installing knfsd (copyright (C) 1996 okir@monad.swb.de). > Jul 28 10:09:35 adglinux1 kernel: hda: timeout waiting for DMA > Jul 28 10:09:35 adglinux1 kernel: ide_dmaproc: chipset supported ide_dma_timeout func only: 14 > Jul 28 10:09:35 adglinux1 kernel: hda: irq timeout: status=0xd0 { Busy } > Jul 28 10:09:35 adglinux1 kernel: hda: DMA disabled > Jul 28 10:09:35 adglinux1 kernel: ide0: reset: success
This looks like a hardware problem, but I'm no expert on this.
-- Peter
"Whoever fights monsters should see to it that in the process he does not become a monster. And when you look into an abyss, the abyss also looks into you." -- Nietzsche
- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.rutgers.edu Please read the FAQ at http://www.tux.org/lkml/
| |