[lkml]   [2000]   [Feb]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [patch-2.3.46-p2] P6 microcode update support
On Wed, 16 Feb 2000, Tigran Aivazian wrote:
> Also, more importantly, Intel manual says "the update must run in the
> early stages of POST and always before L2 cache controllers are
> initialized". I ignored it and it still worked fine. However, on the bus
> to work this morning I thought "perhaps I should use some MSRs to
> disable cache and re-enable it?". I will think on this in the background
> but first rewrite it as a char driver.

This stuff is really the job of the BIOS rather than the operating system.
This device should only be used if the BIOS is old/substandard. By the
time the OS has booted, you have done way too much work already.

> Thanks for your feedback,
> I suppose I need to ask Peter to grant me minor=180 of the major=10
> (misc character drivers)? And most difficult part - think of a short
> name prefix abbreviation for "Intel P6 Microcode Update Device" - IMU?
> /dev/imu

Far too short for such a hardware-specific device. Also, minor 180 is
taken. I suggest /dev/microcode actually. It's quite self-explanatory,
and can be used for other CPUs with microcode updates as well.

Major 10, minor 184.


<> at work, <> in private!
"Unix gives you enough rope to shoot yourself in the foot."

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
Please read the FAQ at

 \ /
  Last update: 2005-03-22 13:56    [W:0.112 / U:36.756 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site