lkml.org 
[lkml]   [2000]   [Oct]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Subject[OT] Re: K6-2+ name (was Re: AMD CPU misdetection?)
Date
> IIRC, the K6-2+ is really a K6-3 core with the on-chip L2 cache disabled
> because of defects.

My recollection (starting with the K6-3+ and then going to the K6-2+ - if
there are any errors, please correct me):

The K6-3+ is a K6-3 produced on a smaller process (180nm, as opposed to
the K6-3's 250nm (I think it was 250, anyway)). Some of these also have
PowerNow(tm), which is like Intel's SpeedStep(tm) but with a wider range of
speeds.

The K6-2+ is a K6-3+ with half of the on-chip L2 cache disabled.

Anyway, my previous email was describing the rationale that AMD used to
arrive at the K6-2+ name.

-Barry K. Nathan <barryn@pobox.com>
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at http://www.tux.org/lkml/

\
 
 \ /
  Last update: 2005-03-22 12:41    [W:0.050 / U:0.332 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site