lkml.org 
[lkml]   [1998]   [Sep]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRe: Xe(n)on Re: buil yer own mb.
    Date
    >>>>> "Alex" == Alexander Kjeldaas <astor@guardian.no> writes:
    Alex> costly (more transistors). In a CPU, the L1 cache normally has the
    Alex> highest associativity, the L2 has a lower associativity, and the L3
    Alex> has the lowest. The reason is that an L3 cache will be much larger
    Alex> than the other caches so there will be less collisions, and since it
    Alex> is very large, you save more $$ by making the design cheaper. This

    Well, `normally' is in the eye of the beholder.
    There is also a good reason to have lower associativity for L1: associativity
    makes caches a little slower. This slow down is lost in the noise for L2 and
    up, but is not negligible for L1.


    Stefan

    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.rutgers.edu
    Please read the FAQ at http://www.tux.org/lkml/faq.html

    \
     
     \ /
      Last update: 2005-03-22 13:44    [W:0.021 / U:30.608 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site