lkml.org 
[lkml]   [1998]   [May]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: Cyrix 6x86MX and Centaur C6 CPUs in 2.1.102
Date
From
> On Mon, 18 May 1998, [ISO-8859-1] André Derrick Balsa wrote:
>
> #I have a question. The 6x86MX allows one to lock L1 cache lines. Would
> #it be interesting to group some kernel variables and keep them in the L1
> #cache? Would that increase the kernel performance during context
> #switches?

H.H.vanRiel@phys.uu.nl said:
> A good candidate would be the first lines of the task_struct and tss
> structs of the top 4 CPU using processes. Or maybe some
> very-often-used kernel structure.

Wouldn't such things possibly be cached anyhow?

How 'bout the interrupt stack (or least the beginning of it)?

--
Steve Williams "The woods are lovely, dark and deep.
steve@icarus.com But I have promises to keep,
steve@picturel.com and lines to code before I sleep,
http://www.picturel.com And lines to code before I sleep."



-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu

\
 
 \ /
  Last update: 2005-03-22 13:42    [from the cache]
©2003-2011 Jasper Spaans