lkml.org 
[lkml]   [1998]   [May]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    SubjectRe: Cyrix 6x86MX and Centaur C6 CPUs in 2.1.102
    Date
    From
    Linus Torvalds wrote:
    > if (boot_cpu_data.x86_capability & 16) {
    > ...
    >
    > and that's it. Look at how 2.1.102 handles this: the cyrix-specific
    > setup code will zero out the TSC bit from the capability mask, because
    > Cyrix in essense does not _have_ a TSC that is correct.

    But you're loosing the one bit of information: this chip claims to
    have a TSC.

    There should be another flag that says that we cleared that bit
    (something like tsc_buggy). All other CPU "problems" are reported in
    /proc/cpuinfo. Why should this one be different?

    Roger.

    --
    If it's there and you can see it, it's REAL |___R.E.Wolff@BitWizard.nl |
    If it's there and you can't see it, it's TRANSPARENT | Tel: +31-15-2137555 |
    If it's not there and you can see it, it's VIRTUAL |__FAX:_+31-15-2138217 |
    If it's not there and you can't see it, it's GONE! -- Roy Wilks, 1983 |_____|

    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.rutgers.edu

    \
     
     \ /
      Last update: 2005-03-22 13:42    [W:0.020 / U:0.048 seconds]
    ©2003-2016 Jasper Spaans. hosted at Digital OceanAdvertise on this site