[lkml]   [1997]   [Feb]   [7]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: MMX performance....
Followup to:  <>
By author: Oliver Xymoron <>
In newsgroup:
> >
> > Hmm. I haven't had a chance to look at the MMX instruction set, but
> > I'll be shocked, SHOCKED, if the MMX instruction set doesn't have 64
> > bit memory transfer instructions. Perhaps a logical alternative would
> > be to implement the Pentium memcpy in terms of whichever FPU/MMX mode
> > was in effect at the time.
> I'd be shocked as well. Most of the core instruction times are listed as
> 1, and from what I can tell, it's just a hack on the already existing
> functional units in the FPU, taking advantage of the fast multiplier, etc.

My understanding was that the P55C actually have the FPU and MPU
completely separate, and that they actually have separate register
files which are then aliased from a software perspective (so FSAVE can
be used to save the MMX state.) The MPU is supposed to be dual-issue.

This space intentionally has nothing but text explaining why this
space has nothing but text explaining that this space would otherwise
have been left blank, and would otherwise have been left blank.

 \ /
  Last update: 2005-03-22 13:38    [W:0.054 / U:0.232 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site