[lkml]   [1997]   [Jan]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRE: z-Re: Memory deallocation problems
On Fri, 10 Jan 1997, Ray Van Tassle-CRV004 wrote:

> Um, nope, you're wrong. The VX chipset will NOT cache more than 64MB.
> Okay, here is the REAL chipset poop, once and for all!
> Intel 430HX Intel 430VX VIA Apollo VP-1/VP-2
> Max. Cache 512KB 512KB 2048KB
> DRAM Cacheablity 64 or 512MB 64MB 64 or 512MB
> EDO Read Timings 4222/5222 5222/6222 4222/5222
> (60/66 mhz)
> CPU Write buffer 8QW w/merge 4QW 16QW w/merge
> SDRAM support no yes yes

So there's more than one version of "Triton II"? How typical of Intel to
create unneeded confusion.

Jon Lewis <> | Unsolicited commercial e-mail will
Network Administrator | be proof-read for $199/hr.
________Finger for PGP public key_______

 \ /
  Last update: 2005-03-22 13:38    [W:0.020 / U:2.688 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site