lkml.org 
[lkml]   [1996]   [Aug]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRe: >64M RAM cache requirements?
Date
In article <XFMail.960819132732.rriggs@tesser.com>,
Rob Riggs <rriggs@tesser.com> wrote:

>It came as quite a shock to me, but according to Intel's own
>documentation the Triton chipset cannot cache more than 64MB
>no matter how much cache RAM you have installed.

Hmmm. :(

The Acer is chipped with Saturn Revision 4. I expect this means the same
problem will rear its head.

AB

--
(3) With sufficient thrust, pigs fly just fine. However, this is
not necessarily a good idea. It is hard to be sure where they
are going to land, and it could be dangerous sitting under them
as they fly overhead. -- RFC 1925 - Fundamental Truths of Networking

\
 
 \ /
  Last update: 2005-03-22 13:38    [W:0.079 / U:0.360 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site