lkml.org 
[lkml]   [1996]   [Mar]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
Date
SubjectRe: Triton chipset & bridge optimizing
On 18 Mar 96 at 9:58, Joao Carlos Ventura wrote:

<snip>

> It does, but PCI bridge optimization only works with a few chipsets. And
> as far as I remember the only one made by Intel that is supported is
> Neptune, Triton's predecessor.

It also works on Mercury chipset too (almost). This is an extract
from dmesg.....

pcibios_init : multiple entries, mail drew@colorado.edu
pcibios_init : PCI BIOS revision 2.00 entry at 0xf3970
Probing PCI hardware.
PCI bridge optimization.
Cache L2: Not supported.
CPU-PCI posted write: on.
CPU-Memory posted write: on.
PCI-Memory posted write: on.
PCI burst: on.

There are 2 problems here...... The first is the multiple entries
(tho nothing seems broken, and there is no reply from
drew@colorado.edu - but no bounce yet either). The other problem is
the L2 cache not supported. It IS on my machine 256k worth, so why
does the kernel not think there is any.....? The board is an Intel
Premiere/PCI 60Mhz Pentium with a Mercury chipset.



Graham
Ask not what you can do for your country,
but what your government is doing to you


\
 
 \ /
  Last update: 2005-03-22 13:36    [W:0.046 / U:0.096 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site