lkml.org 
[lkml]   [2008]   [Mar]   [26]   [last100]   RSS-feed
Views: [more markup]  [less markup]  [headers]  [forward] 
 
Messages in this thread
Complete thread (EXPERIMENTAL)
/
DateWed, 26 Mar 2008 23:30:41 +0100
FromIngo Molnar <>
SubjectRe: [patch] pci: revert "PCI: remove transparent bridge sizing"
Digg This

* Ingo Molnar <mingo@elte.hu> wrote:

PCI bridges at zero is perfectly valid indeed and I'm sure we have that around at least for IO space. In fact, I'm surprised you don't have that on x86. Typically, things like an HT segment with a P2P bridge and behind that bridge an ISA bridge could well have the P2P bridge with a resource forwarding 0...0x1000 IO downstream for example even on x86 no ? (I'm not -that- familiar with the crazyness of legacy ISA on x86 but I've definitely seen such setup on other archs).

0..0x1000 physical memory (== bus memory on x86) is reserved to the BIOS as RAM in essence and that legacy will be with us for at least 100 or maybe 200 years ;-)

ah i was fixated on ioremap-ed memory resources - the PIO space is quite colorful indeed.

Ingo



\
ISP Services
Valid XHTML 1.0!\ /
Valid CSS! Last update: 2008-03-26 23:35    [W:0.363 / U:0.240 seconds]
©2003-2005 Jasper Spaans