lkml.org 
[lkml]   [2002]   [Dec]   [18]   [last100]   RSS-feed
Views: [more markup]  [less markup]  [headers]  [forward] 
 
Messages in this thread
Complete thread (EXPERIMENTAL)
/
SubjectRe: Intel P6 vs P7 system call performance
FromAlan Cox <>
Date18 Dec 2002 15:50:53 +0000
Digg This
On Wed, 2002-12-18 at 05:34, Jeremy Fitzhardinge wrote:
The P4 optimisation guide promises horrible things if you write within 2k of a cached instruction from another CPU (it dumps the whole trace cache, it seems), so you'd need to be careful about mixing mutable data and the syscall code in that page.

The PIII errata promise worse things with SMP and code modified as another cpu ruins it and seems to mark them WONTFIX, so there is another dragon to beware of

\
ISP Services
Valid XHTML 1.0!\ /
Valid CSS! Last update: 2005-03-22 12:31    [W:1.680 / U:0.010 seconds]
©2003-2005 Jasper Spaans