![]() | |||||||||||
Messages in this thread Complete thread (EXPERIMENTAL) |
00:1f.1 IDE interface: Intel Corp. 82801DB ICH4 IDE (rev 02) (prog-if 8a [Master SecP PriP]) Subsystem: Giga-byte Technology: Unknown device 24c2 Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin A routed to IRQ 9 Region 0: I/O ports at 01f0 Region 1: I/O ports at 03f4 Region 2: I/O ports at 0170 Region 3: I/O ports at 0374 Region 4: I/O ports at cc00 [size=16] Region 5: Memory at 20000000 (32-bit, non-prefetchable) [size=1K]What needs to happen now that Intel has BAR5 is to switch the capablities to MMIO away from bars 0-4! Andre Hedrick LAD Storage Consulting Group | ||||||||||
![]() | |||||||||||
| Last update: 2005-03-22 12:31 [W:0.202 / U:0.400 seconds] ©2003-2005 Jasper Spaans | |||||||||||