lkml.org 
[lkml]   [2024]   [Mar]   [25]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    Date
    From
    Subject[tip: irq/core] MAINTAINERS: Add entry for RISC-V AIA drivers
    The following commit has been merged into the irq/core branch of tip:

    Commit-ID: f4e116b2c5eec0dc1ab65e7105c180d4f8627b39
    Gitweb: https://git.kernel.org/tip/f4e116b2c5eec0dc1ab65e7105c180d4f8627b39
    Author: Anup Patel <apatel@ventanamicro.com>
    AuthorDate: Thu, 07 Mar 2024 19:33:07 +05:30
    Committer: Thomas Gleixner <tglx@linutronix.de>
    CommitterDate: Mon, 25 Mar 2024 17:38:29 +01:00

    MAINTAINERS: Add entry for RISC-V AIA drivers

    Add myself as maintainer for RISC-V AIA drivers including the
    RISC-V INTC driver which supports both AIA and non-AIA platforms.

    Signed-off-by: Anup Patel <apatel@ventanamicro.com>
    Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
    Tested-by: Björn Töpel <bjorn@rivosinc.com>
    Reviewed-by: Björn Töpel <bjorn@rivosinc.com>
    Link: https://lore.kernel.org/r/20240307140307.646078-10-apatel@ventanamicro.com

    ---
    MAINTAINERS | 14 ++++++++++++++
    1 file changed, 14 insertions(+)

    diff --git a/MAINTAINERS b/MAINTAINERS
    index aa3b947..4a909b1 100644
    --- a/MAINTAINERS
    +++ b/MAINTAINERS
    @@ -18922,6 +18922,20 @@ S: Maintained
    F: drivers/mtd/nand/raw/r852.c
    F: drivers/mtd/nand/raw/r852.h

    +RISC-V AIA DRIVERS
    +M: Anup Patel <anup@brainfault.org>
    +L: linux-riscv@lists.infradead.org
    +S: Maintained
    +F: Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml
    +F: Documentation/devicetree/bindings/interrupt-controller/riscv,imsics.yaml
    +F: drivers/irqchip/irq-riscv-aplic-*.c
    +F: drivers/irqchip/irq-riscv-aplic-*.h
    +F: drivers/irqchip/irq-riscv-imsic-*.c
    +F: drivers/irqchip/irq-riscv-imsic-*.h
    +F: drivers/irqchip/irq-riscv-intc.c
    +F: include/linux/irqchip/riscv-aplic.h
    +F: include/linux/irqchip/riscv-imsic.h
    +
    RISC-V ARCHITECTURE
    M: Paul Walmsley <paul.walmsley@sifive.com>
    M: Palmer Dabbelt <palmer@dabbelt.com>
    \
     
     \ /
      Last update: 2024-05-27 16:07    [W:4.105 / U:0.016 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site