lkml.org 
[lkml]   [2023]   [Oct]   [12]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v2 6/8] arm64: dts: qcom: ipq5332: populate the opp table based on the eFuse
    Date
    IPQ53xx have different OPPs available for the CPU based on
    SoC variant. This can be determined through use of an eFuse
    register present in the silicon.

    Add support to read the eFuse and populate the OPPs based on it.

    ------------------------------------------------
    Frequency BIT2 BIT1 opp-supported-hw
    1.1GHz 1.5GHz
    ------------------------------------------------
    1100000000 1 1 0xf
    1500000000 0 1 0x3
    ------------------------------------------------

    Signed-off-by: Kathiravan T <quic_kathirav@quicinc.com>
    Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>
    ---
    v2: Fix inconsistencies in comment and move it to commit log
    as suggested
    Remove opp-microvolt entries as no regulator is managed by Linux
    cpu_speed_bin -> cpu-speed-bin in node name
    Remove "nvmem-cell-names" due to dtbs_check error
    ---
    arch/arm64/boot/dts/qcom/ipq5332.dtsi | 19 ++++++++++++++++---
    1 file changed, 16 insertions(+), 3 deletions(-)

    diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi
    index 4206f05..a0dcba3 100644
    --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi
    +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi
    @@ -91,11 +91,19 @@
    };

    cpu_opp_table: opp-table-cpu {
    - compatible = "operating-points-v2";
    + compatible = "operating-points-v2-kryo-cpu";
    opp-shared;
    + nvmem-cells = <&cpu_speed_bin>;

    - opp-1488000000 {
    - opp-hz = /bits/ 64 <1488000000>;
    + opp-1100000000 {
    + opp-hz = /bits/ 64 <1100000000>;
    + opp-supported-hw = <0xF>;
    + clock-latency-ns = <200000>;
    + };
    +
    + opp-1500000000 {
    + opp-hz = /bits/ 64 <1500000000>;
    + opp-supported-hw = <0x3>;
    clock-latency-ns = <200000>;
    };
    };
    @@ -163,6 +171,11 @@
    reg = <0x000a4000 0x721>;
    #address-cells = <1>;
    #size-cells = <1>;
    +
    + cpu_speed_bin: cpu-speed-bin@1d {
    + reg = <0x1d 0x2>;
    + bits = <7 2>;
    + };
    };

    rng: rng@e3000 {
    --
    2.7.4
    \
     
     \ /
      Last update: 2023-10-12 11:28    [W:4.220 / U:0.020 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site