Messages in this thread Patch in this message | | | From | Mukesh Ojha <> | Subject | [PATCH v3 2/2] arm64: dts: qcom: sm8450: Add TCSR halt register space | Date | Thu, 12 Jan 2023 14:24:57 +0530 |
| |
Add TCSR register space and refer it from scm node, so that it can be used by SCM driver.
Signed-off-by: Mukesh Ojha <quic_mojha@quicinc.com> --- Change in v3: - Align with new format of compatible for Qcom SoC.
Changes in v2: - Added SoC compatible based on comment made by krzysztof in v1.
arch/arm64/boot/dts/qcom/sm8450.dtsi | 6 ++++++ 1 file changed, 6 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qcom/sm8450.dtsi index 5704750..d9f7a9b 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -270,6 +270,7 @@ firmware { scm: scm { compatible = "qcom,scm-sm8450", "qcom,scm"; + qcom,dload-mode = <&tcsr 0x13000>; interconnects = <&aggre2_noc MASTER_CRYPTO 0 &mc_virt SLAVE_EBI1 0>; #reset-cells = <1>; }; @@ -1986,6 +1987,11 @@ #hwlock-cells = <1>; }; + tcsr: syscon@1fc0000 { + compatible = "qcom,sm8450-tcsr", "syscon"; + reg = <0x0 0x1fc0000 0x0 0x30000>; + }; + usb_1_hsphy: phy@88e3000 { compatible = "qcom,sm8450-usb-hs-phy", "qcom,usb-snps-hs-7nm-phy"; -- 2.7.4
| |