Messages in this thread Patch in this message | | | Date | Fri, 27 May 2022 08:36:02 -0000 | From | "tip-bot2 for Samuel Holland" <> | Subject | [tip: timers/core] clocksource/drivers/riscv: Events are stopped during CPU suspend |
| |
The following commit has been merged into the timers/core branch of tip:
Commit-ID: 232ccac1bd9b5bfe73895f527c08623e7fa0752d Gitweb: https://git.kernel.org/tip/232ccac1bd9b5bfe73895f527c08623e7fa0752d Author: Samuel Holland <samuel@sholland.org> AuthorDate: Sun, 08 May 2022 20:21:21 -05:00 Committer: Daniel Lezcano <daniel.lezcano@linaro.org> CommitterDate: Wed, 18 May 2022 11:08:52 +02:00
clocksource/drivers/riscv: Events are stopped during CPU suspend
Some implementations of the SBI time extension depend on hart-local state (for example, CSRs) that are lost or hardware that is powered down when a CPU is suspended. To be safe, the clockevents driver cannot assume that timer IRQs will be received during CPU suspend.
Fixes: 62b019436814 ("clocksource: new RISC-V SBI timer driver") Signed-off-by: Samuel Holland <samuel@sholland.org> Reviewed-by: Anup Patel <anup@brainfault.org> Link: https://lore.kernel.org/r/20220509012121.40031-1-samuel@sholland.org Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> --- drivers/clocksource/timer-riscv.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/clocksource/timer-riscv.c b/drivers/clocksource/timer-riscv.c index 1767f8b..593d5a9 100644 --- a/drivers/clocksource/timer-riscv.c +++ b/drivers/clocksource/timer-riscv.c @@ -34,7 +34,7 @@ static int riscv_clock_next_event(unsigned long delta, static unsigned int riscv_clock_event_irq; static DEFINE_PER_CPU(struct clock_event_device, riscv_clock_event) = { .name = "riscv_timer_clockevent", - .features = CLOCK_EVT_FEAT_ONESHOT, + .features = CLOCK_EVT_FEAT_ONESHOT | CLOCK_EVT_FEAT_C3STOP, .rating = 100, .set_next_event = riscv_clock_next_event, };
| |