lkml.org 
[lkml]   [2021]   [Dec]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH v2 RESEND 3/8] dt-bindings: i2c: exynos5: Add bus clock
    On Sat, Dec 04, 2021 at 11:58:15PM +0200, Sam Protsenko wrote:
    > In new Exynos SoCs (like Exynos850) where HSI2C is implemented as a
    > part of USIv2 block, there are two clocks provided to HSI2C controller:
    > - PCLK: bus clock (APB), provides access to register interface
    > - IPCLK: operating IP-core clock; SCL is derived from this one
    >
    > Both clocks have to be asserted for HSI2C to be functional in that case.
    >
    > Modify bindings doc to allow specifying bus clock in addition to
    > already described operating clock.
    >
    > Signed-off-by: Sam Protsenko <semen.protsenko@linaro.org>

    Applied to for-next, thanks!

    [unhandled content-type:application/pgp-signature]
    \
     
     \ /
      Last update: 2021-12-09 10:11    [W:3.084 / U:0.908 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site