lkml.org 
[lkml]   [2021]   [Dec]   [6]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    SubjectRE: [RFC PATCH v2 0/5] Add hardware prefetch driver for A64FX and Intel processors
    Date
    >> Also, as dhansen points out, we have already
    >>
    >> /sys/devices/system/cpu/cpu*/cache
    >>
    >> so all those knobs belong there on x86.
    >
    > Intel MSR and A64FX have hardware prefetcher that affect L1d cache and
    > L2 cache. Does it suit your intention to create a prefetcher directory
    > under the cache directory as below?
    >
    > /sys/devices/system/cpu/cpu*/cache/
    > index0/prefetcher/enable
    > index2/prefetcher/enable
    >
    > The above example presumes that the L1d cache is at index0 (level: 1,
    > type: Data) and the L2 cache is at index2 (level:2, type: Unified).

    Any comment or suggestion would be much appreciated. In particular,
    is our using cache/index directory above match your intent?
    \
     
     \ /
      Last update: 2021-12-06 10:30    [W:8.757 / U:0.064 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site