lkml.org 
[lkml]   [2019]   [Aug]   [31]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 2/2] mtd: spi-nor: intel-spi: add support for Intel Cannon Lake SPI flash
On Sat, Aug 31, 2019 at 03:29:21PM +0000, Jethro Beekman wrote:
> > > + ispi->sregs = NULL;
> > > + ispi->pregs = ispi->base + CNL_PR;
> > > + ispi->nregions = CNL_FREG_NUM;
> > > + ispi->pr_num = CNL_PR_NUM;
> >
> > Does CNL really have a different number of PR and FR regions than the
> > previous generations?
>
> I'm using this as a reference: https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/300-series-chipset-pch-datasheet-vol-2.pdf
> . If you have more accurate information, please let me know.

No looks correct to me. I think it is a good idea to mention this in the
changelog, though.

\
 
 \ /
  Last update: 2019-08-31 17:45    [W:0.051 / U:0.192 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site