lkml.org 
[lkml]   [2018]   [Jul]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    From
    Subject[PATCH v4 0/4] Multiplex sdmmc low jitter clock path
    Date
    The SDMMC clocks have a Low Jitter (LJ) clock path which bypasses a
    divider to achieve better jitter performance with high speed signaling
    modes. The clock path with the divider is needed by some of the slower
    signaling modes. This series automatically multiplexes the LJ and
    non-LJ clock paths based on the requested frequency.

    Changelog:
    v4:
    - Add a changelog

    v3:
    - Use <asm/div64.h> include instead of <linux/kernel.h> for
    do_div()
    - Use SPDX tags for new files
    - Make mux_lj_idx[] and mux_non_lj_idx[] const
    - Make tegra_clk_sdmmc_mux_ops static
    - Fix the includes for fence_udelay() in a separate patch

    v2:
    - Fix the type compatibility error on do_div

    Aapo Vienamo (1):
    clk: tegra: Fix includes required by fence_udelay()

    Peter De Schrijver (1):
    clk: tegra: refactor 7.1 div calculation

    Peter De-Schrijver (2):
    clk: tegra: Add sdmmc mux divider clock
    clk: tegra: make sdmmc2 and sdmmc4 as sdmmc clocks

    drivers/clk/tegra/Makefile | 2 +
    drivers/clk/tegra/clk-divider.c | 30 +----
    drivers/clk/tegra/clk-id.h | 2 -
    drivers/clk/tegra/clk-sdmmc-mux.c | 250 +++++++++++++++++++++++++++++++++++
    drivers/clk/tegra/clk-tegra-periph.c | 11 --
    drivers/clk/tegra/clk-tegra210.c | 14 +-
    drivers/clk/tegra/clk.h | 30 +++++
    drivers/clk/tegra/div71.c | 43 ++++++
    8 files changed, 342 insertions(+), 40 deletions(-)
    create mode 100644 drivers/clk/tegra/clk-sdmmc-mux.c
    create mode 100644 drivers/clk/tegra/div71.c

    --
    2.7.4

    \
     
     \ /
      Last update: 2018-07-09 18:40    [W:2.401 / U:0.048 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site