Messages in this thread | | | Date | Fri, 20 Jul 2018 08:38:19 +0200 (CEST) | From | Thomas Gleixner <> | Subject | Re: [PATCH v3] Optimize C3 entry on Centaur CPUs |
| |
On Tue, 29 May 2018, David Wang wrote:
> For new Centaur CPUs the ucode will take care of the preservation of cache coherence > between CPU cores in C-states regardless of how deep the C-states are. So, it is not > necessary to flush the caches in software befor entering C3. > > Signed-off-by: David Wang <davidwang@zhaoxin.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
| |