lkml.org 
[lkml]   [2018]   [May]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 3.18 141/185] usb: dwc3: Update DWC_usb31 GTXFIFOSIZ reg fields
    Date
    3.18-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Thinh Nguyen <Thinh.Nguyen@synopsys.com>

    [ Upstream commit 0cab8d26d6e5e053b2bed3356992aaa71dc93628 ]

    Update two GTXFIFOSIZ bit fields for the DWC_usb31 controller. TXFDEP
    is a 15-bit value instead of 16-bit value, and bit 15 is TXFRAMNUM.

    The GTXFIFOSIZ register for DWC_usb31 is as follows:
    +-------+-----------+----------------------------------+
    | BITS | Name | Description |
    +=======+===========+==================================+
    | 31:16 | TXFSTADDR | Transmit FIFOn RAM Start Address |
    | 15 | TXFRAMNUM | Asynchronous/Periodic TXFIFO |
    | 14:0 | TXFDEP | TXFIFO Depth |
    +-------+-----------+----------------------------------+

    Signed-off-by: Thinh Nguyen <thinhn@synopsys.com>
    Signed-off-by: Felipe Balbi <felipe.balbi@linux.intel.com>
    Signed-off-by: Sasha Levin <alexander.levin@microsoft.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/usb/dwc3/core.h | 2 ++
    1 file changed, 2 insertions(+)

    --- a/drivers/usb/dwc3/core.h
    +++ b/drivers/usb/dwc3/core.h
    @@ -178,6 +178,8 @@
    #define DWC3_GUSB3PIPECTL_SUSPHY (1 << 17)

    /* Global TX Fifo Size Register */
    +#define DWC31_GTXFIFOSIZ_TXFRAMNUM BIT(15) /* DWC_usb31 only */
    +#define DWC31_GTXFIFOSIZ_TXFDEF(n) ((n) & 0x7fff) /* DWC_usb31 only */
    #define DWC3_GTXFIFOSIZ_TXFDEF(n) ((n) & 0xffff)
    #define DWC3_GTXFIFOSIZ_TXFSTADDR(n) ((n) & 0xffff0000)


    \
     
     \ /
      Last update: 2018-05-28 18:13    [W:4.451 / U:0.236 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site