lkml.org 
[lkml]   [2018]   [Mar]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
Patch in this message
/
From
Subject[PATCH 9/9] ARM: dts: sun7i: Add video engine support for the A20
Date
From: Thomas van Kleef <thomas@vitsch.nl>

The A20 has a video engine similare to the one in the A13.

Add the device node in the A20.

Signed-off-by: Thomas van Kleef <thomas@vitsch.nl>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
---
arch/arm/boot/dts/sun7i-a20.dtsi | 47 ++++++++++++++++++++++++++++++++++++++++
1 file changed, 47 insertions(+)

diff --git a/arch/arm/boot/dts/sun7i-a20.dtsi b/arch/arm/boot/dts/sun7i-a20.dtsi
index bd0cd3204273..b0d21208af87 100644
--- a/arch/arm/boot/dts/sun7i-a20.dtsi
+++ b/arch/arm/boot/dts/sun7i-a20.dtsi
@@ -53,6 +53,35 @@
/ {
interrupt-parent = <&gic>;

+ reserved-memory {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges;
+
+ /*
+ * MUST TO BE IN THE LOWER 256MB of RAM for the VE!
+ * Src: http://linux-sunxi.org/Sunxi-cedrus "A
+ * limitation of the Allwinner's VPU is the need for
+ * buffers in the lower 256M of RAM. In order to
+ * allocate large sets of data in this area,
+ * "sunxi-cedrus" reserves a DMA pool that is then
+ * used by videobuf's dma-contig backend() to allocate
+ * input and output buffers easily and integrate that
+ * with the v4l QBUF/DQBUF APIs."
+ *
+ * The lower limit is 0x41000000 but the kernel has to
+ * be moved somewhere else in order to use this
+ * region.
+ */
+
+ ve_reserved: cma {
+ compatible = "shared-dma-pool";
+ reg = <0x41000000 0x9000000>;
+ no-map;
+ linux,cma-default;
+ };
+ };
+
aliases {
ethernet0 = &gmac;
};
@@ -451,6 +480,24 @@
};
};

+ ve: video-engine@01c0e000 {
+ compatible = "allwinner,sun4i-a10-video-engine";
+ memory-region = <&ve_reserved>;
+
+ clocks = <&ccu CLK_AHB_VE>, <&ccu CLK_VE>,
+ <&ccu CLK_DRAM_VE>;
+ clock-names = "ahb", "mod", "ram";
+
+ assigned-clocks = <&ccu CLK_VE>;
+ assigned-clock-rates = <320000000>;
+
+ resets = <&ccu RST_VE>;
+
+ interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+
+ reg = <0x01c0e000 0x1000>;
+ };
+
mmc0: mmc@1c0f000 {
compatible = "allwinner,sun7i-a20-mmc";
reg = <0x01c0f000 0x1000>;
--
2.16.2
\
 
 \ /
  Last update: 2018-03-09 11:17    [W:0.119 / U:1.116 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site