[lkml]   [2018]   [Mar]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v11 8/8] perf: ARM DynamIQ Shared Unit PMU support
On Mon, Mar 05, 2018 at 02:10:03PM -0800, Saravana Kannan wrote:
> On 03/05/2018 02:59 AM, Mark Rutland wrote:
> > On Fri, Mar 02, 2018 at 11:19:56AM -0800, Saravana Kannan wrote:
> > > On 03/02/2018 02:42 AM, Mark Rutland wrote:
> > > > It's important to note that the DSU PMU's event_init() ensures events
> > > > are affine to a single CPU, and the perf core code serializes operations
> > > > on those events via the context lock.
> > >
> > > Ah, I see that now. Thanks!
> > >
> > > > Therefore, two CPUs *won't* try to access the registers simultaneously.
> > >
> > > Right, and this driver seems to be going through a lot of work to make sure
> > > all events are read in one CPU.
> > >
> > > Do you even have an upstream target where there are multiple DSU's in a
> > > system?
> >
> > I have no idea, though I do beleive that it's possible for a system to
> > have multiple DSUs.
> >
> > > If not, we can simplify a ton of this code (no hotplug notifiers, no
> > > migrating PMUs, no SMP calls, etc) by just adding a spinlock and letting any
> > > CPU read these DSU counters.
> >
> > Regardless of whether we allow arbitrary CPUs to read the counters,
> > other logic still needs to be CPU affine, and we'll still need hotplug
> > notifiers and event migration.
> If you have to support multiple DSUs in a system, then the need is obvious.
> But if you don't have to support multiple DSU, it's not obvious to me on why
> you still need CPU affining or hotplug notifiers. Could you please provide
> me pointers for general understanding?

There are a number of reasons. From the top of my head:

* The perf core relies on the interrupt handler being serialised w.r.t.
operations on the relevant perf_event_context and
perf_event_cpu_context by way of these being affine to the same CPU.
For this to be the case, events *must* be managed on the CPU the
interrupt handler is affine to.

* The perf core rotates events on a per-cpu basis. To keep this fair and
reasonable, the perf core needs to manage *all* events for a PMU on
the same CPU.

* We expose a cpumask to userspace, so that it attempts to open events
on a single CPU (and doesn't open redundant events that would result
in misleading figures).

This must be an online CPU for the perf core to allow events to be
created, so this must be updated when assocaited CPUs are hotplugged.
We must choose *some* arbitrary associated CPU for this.

* If the arbitrarily-chosen CPU is hotplugged out, but other associated
CPUs are online, we should keep the events active by choosing another
arbitrary associated CPU, and migrating the events (see
perf_pmu_migrate_context). Note that we must also fiddle with the
interrupt affinity.

* If a hotplug event occurs between userspace reading the cpumask and
opening an event, it may try to open events on a CPU that is not the
currently arbitrarily chosen CPU. To ameliorate this, in
pmu::even_init we re-write event->cpu so long as the CPU was *some*
valid CPU.

There might be some other reasons, too...


 \ /
  Last update: 2018-03-08 12:43    [W:0.080 / U:3.044 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site