lkml.org 
[lkml]   [2018]   [Jan]   [15]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCHv3 2/5] ARM: dts: imx6q-bx50v3: Add internal switch
    Date
    B850v3, B650v3 and B450v3 all have a GPIO bit banged MDIO bus to
    communicate with a Marvell switch. On all devices the switch is
    connected to a PCI based network card, which needs to be referenced
    by DT, so this also adds the common PCI root node.

    Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.co.uk>
    ---
    arch/arm/boot/dts/imx6q-bx50v3.dtsi | 62 +++++++++++++++++++++++++++++++++++++
    1 file changed, 62 insertions(+)

    diff --git a/arch/arm/boot/dts/imx6q-bx50v3.dtsi b/arch/arm/boot/dts/imx6q-bx50v3.dtsi
    index 0808dffc9a48..09b13ac967ec 100644
    --- a/arch/arm/boot/dts/imx6q-bx50v3.dtsi
    +++ b/arch/arm/boot/dts/imx6q-bx50v3.dtsi
    @@ -99,6 +99,56 @@
    mux-int-port = <1>;
    mux-ext-port = <4>;
    };
    +
    + aliases {
    + mdio-gpio0 = &mdio0;
    + };
    +
    + mdio0: mdio-gpio {
    + compatible = "virtual,mdio-gpio";
    + gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>, /* mdc */
    + <&gpio2 7 GPIO_ACTIVE_HIGH>; /* mdio */
    +
    + #address-cells = <1>;
    + #size-cells = <0>;
    +
    + switch@0 {
    + compatible = "marvell,mv88e6085"; /* 88e6240*/
    + #address-cells = <1>;
    + #size-cells = <0>;
    + reg = <0>;
    +
    + switch_ports: ports {
    + #address-cells = <1>;
    + #size-cells = <0>;
    + };
    +
    + mdio {
    + #address-cells = <1>;
    + #size-cells = <0>;
    +
    + switchphy0: switchphy@0 {
    + reg = <0>;
    + };
    +
    + switchphy1: switchphy@1 {
    + reg = <1>;
    + };
    +
    + switchphy2: switchphy@2 {
    + reg = <2>;
    + };
    +
    + switchphy3: switchphy@3 {
    + reg = <3>;
    + };
    +
    + switchphy4: switchphy@4 {
    + reg = <4>;
    + };
    + };
    + };
    + };
    };

    &ecspi5 {
    @@ -337,3 +387,15 @@
    tcxo-clock-frequency = <26000000>;
    };
    };
    +
    +&pcie {
    + /* Synopsys, Inc. Device */
    + pci_root: root@0,0 {
    + compatible = "pci16c3,abcd";
    + reg = <0x00000000 0 0 0 0>;
    +
    + #address-cells = <3>;
    + #size-cells = <2>;
    + #interrupt-cells = <1>;
    + };
    +};
    --
    2.15.1
    \
     
     \ /
      Last update: 2018-01-15 20:40    [W:3.988 / U:0.788 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site