lkml.org 
[lkml]   [2017]   [Sep]   [4]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [GIT PULL] x86/mm changes for v4.14: PCID support, 5-level paging support, Secure Memory Encryption support

* Thomas Gleixner <tglx@linutronix.de> wrote:

> On Mon, 4 Sep 2017, Kirill A. Shutemov wrote:
> > On Mon, Sep 04, 2017 at 11:31:58AM +0200, Ingo Molnar wrote:
> > > The main changes in this cycle are support for three new, complex hardware
> > > features of x86 CPUs:
> > >
> > > - Add 5-level paging support, which is a new hardware feature on upcoming Intel
> > > CPUs allowing up to 128 PB of virtual address space and 4 PB of physical RAM
> > > space - a 256-fold increase over the old limits.
> >
> > Minor nitpick: I don't see where "256-fold" comes from.
> >
> > Virtual address space increased from 256 TB to 128 PB -- 512 times.
> > Physical: 64 TB -> 4 PB -- 64 times.
>
> See arch/x86/kernel/tsc.c:
>
> -johnstul@us.ibm.com "math is hard, lets go shopping!"

Yeah, I mis-remembered the increase in number of bits, should have double checked ...

/me goes shopping

Thanks,

Ingo

\
 
 \ /
  Last update: 2017-09-04 15:55    [W:0.475 / U:0.436 seconds]
©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site