[lkml]   [2017]   [Sep]   [28]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [PATCH v1 0/5] NVIDIA Tegra AHB DMA controller driver
On Tue, Sep 26, 2017 at 02:22:01AM +0300, Dmitry Osipenko wrote:
> NVIDIA Tegra20/30 SoC's have AHB DMA controller. It has 4 DMA channels,
> supports AHB <-> Memory and Memory <-> Memory transfers, slave / master
> modes. This driver is primarily supposed to be used by gpu/host1x in a
> master mode, performing 3D HW context stores.
> Dmitry Osipenko (5):
> clk: tegra: Add AHB DMA clock entry
> clk: tegra: Bump SCLK clock rate to 216MHz on Tegra20
> dt-bindings: Add DT bindings for NVIDIA Tegra AHB DMA controller
> dmaengine: Add driver for NVIDIA Tegra AHB DMA controller
> ARM: dts: tegra: Add AHB DMA controller nodes

I don't think they are dependent, so consider sending them separately


 \ /
  Last update: 2017-09-28 11:28    [W:0.184 / U:1.600 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site