lkml.org 
[lkml]   [2017]   [Sep]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
SubjectRe: [PATCH 2/2] nvmem: add snvs_lpgpr driver
From
Date


On 18/09/17 15:12, Greg Kroah-Hartman wrote:
> On Sun, Sep 17, 2017 at 12:33:43PM +0200, srinivas.kandagatla@linaro.org wrote:
>> From: Oleksij Rempel <o.rempel@pengutronix.de>
>>
>> This is a driver for Low Power General Purpose Register (LPGPR)
>> available on i.MX6 SoCs in Secure Non-Volatile Storage (SNVS)
>> of this chip.
>>
>> It is a 32-bit read/write register located in the low power domain.
>> Since LPGPR is located in the battery-backed power domain, LPGPR can
>> be used by any application for retaining data during an SoC power-down
>> mode.
>>
>> Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de>
>> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
>> ---
>> drivers/nvmem/Kconfig | 10 +++
>> drivers/nvmem/Makefile | 2 +
>> drivers/nvmem/snvs_lpgpr.c | 156 +++++++++++++++++++++++++++++++++++++++++++++
>> 3 files changed, 168 insertions(+)
>> create mode 100644 drivers/nvmem/snvs_lpgpr.c
>
> Too late for 4.14, as -rc1 is already out. How about for 4.15-rc1?
>
Would appreciate if its possible to take it as a late one in next
possible 4.14 rc.
These patches were in the list of long time, I forgot to include this
in the first set of nvmem patches!

thanks
Srini



> thanks,
>
> greg k-h
>

\
 
 \ /
  Last update: 2017-09-18 17:03    [W:0.049 / U:8.972 seconds]
©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site