lkml.org 
[lkml]   [2017]   [Jul]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.9 112/172] drm/amd/powerplay: fix vce cg logic error on CZ/St.
    Date
    4.9-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Rex Zhu <Rex.Zhu@amd.com>


    [ Upstream commit 3731d12dce83d47b357753ffc450ce03f1b49688 ]

    can fix Bug 191281: vce ib test failed.

    when vce idle, set vce clock gate, so the clock
    in vce domain will be disabled.
    when need to encode, disable vce clock gate,
    enable the clocks to vce engine.

    Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
    Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
    Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
    Signed-off-by: Sasha Levin <alexander.levin@verizon.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/gpu/drm/amd/powerplay/hwmgr/cz_clockpowergating.c | 4 ++--
    1 file changed, 2 insertions(+), 2 deletions(-)

    --- a/drivers/gpu/drm/amd/powerplay/hwmgr/cz_clockpowergating.c
    +++ b/drivers/gpu/drm/amd/powerplay/hwmgr/cz_clockpowergating.c
    @@ -200,7 +200,7 @@ int cz_dpm_powergate_vce(struct pp_hwmgr
    cgs_set_clockgating_state(
    hwmgr->device,
    AMD_IP_BLOCK_TYPE_VCE,
    - AMD_CG_STATE_UNGATE);
    + AMD_CG_STATE_GATE);
    cgs_set_powergating_state(
    hwmgr->device,
    AMD_IP_BLOCK_TYPE_VCE,
    @@ -218,7 +218,7 @@ int cz_dpm_powergate_vce(struct pp_hwmgr
    cgs_set_clockgating_state(
    hwmgr->device,
    AMD_IP_BLOCK_TYPE_VCE,
    - AMD_PG_STATE_GATE);
    + AMD_PG_STATE_UNGATE);
    cz_dpm_update_vce_dpm(hwmgr);
    cz_enable_disable_vce_dpm(hwmgr, true);
    return 0;

    \
     
     \ /
      Last update: 2017-07-03 15:45    [W:4.608 / U:0.480 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site