[lkml]   [2017]   [Mar]   [20]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
SubjectRe: [linux-sunxi] [PATCH v4 1/8] dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64
On Mon, Mar 20, 2017 at 12:19 AM, Icenowy Zheng <> wrote:
> Allwinner H3/V3s/A64 SoCs have a special USB PHY0 that can route to two
> controllers: one is MUSB and the other is a EHCI/OHCI pair.
> When it's routed to EHCI/OHCI pair, it will needs a "pmu0" regs to
> tweak, like other EHCI/OHCI pairs in Allwinner SoCs.
> Add this to the binding of USB PHYs on Allwinner H3/V3s/A64.
> Signed-off-by: Icenowy Zheng <>

Acked-by: Chen-Yu Tsai <>

Please keep acks and review tags from others if you haven't changed the

 \ /
  Last update: 2017-03-20 15:51    [W:0.022 / U:11.340 seconds]
©2003-2018 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site