lkml.org 
[lkml]   [2017]   [Dec]   [18]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.4 087/115] clk: mediatek: add the option for determining PLL source clock
    Date
    4.4-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Chen Zhong <chen.zhong@mediatek.com>


    [ Upstream commit c955bf3998efa3355790a4d8c82874582f1bc727 ]

    Since the previous setup always sets the PLL using crystal 26MHz, this
    doesn't always happen in every MediaTek platform. So the patch added
    flexibility for assigning extra member for determining the PLL source
    clock.

    Signed-off-by: Chen Zhong <chen.zhong@mediatek.com>
    Signed-off-by: Sean Wang <sean.wang@mediatek.com>
    Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
    Signed-off-by: Sasha Levin <alexander.levin@verizon.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
    ---
    drivers/clk/mediatek/clk-mtk.h | 1 +
    drivers/clk/mediatek/clk-pll.c | 5 ++++-
    2 files changed, 5 insertions(+), 1 deletion(-)

    --- a/drivers/clk/mediatek/clk-mtk.h
    +++ b/drivers/clk/mediatek/clk-mtk.h
    @@ -174,6 +174,7 @@ struct mtk_pll_data {
    uint32_t pcw_reg;
    int pcw_shift;
    const struct mtk_pll_div_table *div_table;
    + const char *parent_name;
    };

    void mtk_clk_register_plls(struct device_node *node,
    --- a/drivers/clk/mediatek/clk-pll.c
    +++ b/drivers/clk/mediatek/clk-pll.c
    @@ -302,7 +302,10 @@ static struct clk *mtk_clk_register_pll(

    init.name = data->name;
    init.ops = &mtk_pll_ops;
    - init.parent_names = &parent_name;
    + if (data->parent_name)
    + init.parent_names = &data->parent_name;
    + else
    + init.parent_names = &parent_name;
    init.num_parents = 1;

    clk = clk_register(NULL, &pll->hw);

    \
     
     \ /
      Last update: 2017-12-18 18:58    [W:2.025 / U:0.536 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site