lkml.org 
[lkml]   [2017]   [Nov]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH v4 16/17] bindings: PCI: artpec: Add support for the ARTPEC-7 SoC
    Date
    Add support for the ARTPEC-7 SoC in the artpec6 driver.
    The ARTPEC-6 SoC and the ARTPEC-7 SoC are very similar.
    Unfortunately, some fields in the PCIECFG and PCIESTAT
    register have changed.

    Signed-off-by: Niklas Cassel <niklas.cassel@axis.com>
    Acked-by: Rob Herring <robh@kernel.org>
    ---
    Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt | 2 ++
    1 file changed, 2 insertions(+)

    diff --git a/Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt b/Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt
    index 33eef7ae5a23..979dc7b6cfe8 100644
    --- a/Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt
    +++ b/Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt
    @@ -6,6 +6,8 @@ and thus inherits all the common properties defined in designware-pcie.txt.
    Required properties:
    - compatible: "axis,artpec6-pcie", "snps,dw-pcie" for ARTPEC-6 in RC mode;
    "axis,artpec6-pcie-ep", "snps,dw-pcie" for ARTPEC-6 in EP mode;
    + "axis,artpec7-pcie", "snps,dw-pcie" for ARTPEC-7 in RC mode;
    + "axis,artpec7-pcie-ep", "snps,dw-pcie" for ARTPEC-7 in EP mode;
    - reg: base addresses and lengths of the PCIe controller (DBI),
    the PHY controller, and configuration address space.
    - reg-names: Must include the following entries:
    --
    2.14.2
    \
     
     \ /
      Last update: 2017-11-03 14:49    [W:3.116 / U:0.060 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site