lkml.org 
[lkml]   [2017]   [Oct]   [9]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 1/2] ARM: dts: gr-peach: Add ETHER pin group
    Date
    Add pin configuration subnode for ETHER pin group.

    Signed-off-by: Jacopo Mondi <jacopo+renesas@jmondi.org>
    ---
    arch/arm/boot/dts/r7s72100-gr-peach.dts | 39 +++++++++++++++++++++++++++++++++
    1 file changed, 39 insertions(+)

    diff --git a/arch/arm/boot/dts/r7s72100-gr-peach.dts b/arch/arm/boot/dts/r7s72100-gr-peach.dts
    index ad6a627..990435c 100644
    --- a/arch/arm/boot/dts/r7s72100-gr-peach.dts
    +++ b/arch/arm/boot/dts/r7s72100-gr-peach.dts
    @@ -68,6 +68,28 @@
    /* P6_2 as RxD2; P6_3 as TxD2 */
    pinmux = <RZA1_PINMUX(6, 2, 7)>, <RZA1_PINMUX(6, 3, 7)>;
    };
    +
    + ether_pins: ether {
    + /* Ethernet on Ports 1,3,5,10 */
    + pinmux = <RZA1_PINMUX(1, 14, 4)>, /* P1_14 = ET_COL */
    + <RZA1_PINMUX(3, 0, 2)>, /* P3_0 = ET_TXCLK */
    + <RZA1_PINMUX(3, 3, 2)>, /* P3_3 = ET_MDIO */
    + <RZA1_PINMUX(3, 4, 2)>, /* P3_4 = ET_RXCLK */
    + <RZA1_PINMUX(3, 5, 2)>, /* P3_5 = ET_RXER */
    + <RZA1_PINMUX(3, 6, 2)>, /* P3_6 = ET_RXDV */
    + <RZA1_PINMUX(5, 9, 2)>, /* P5_9 = ET_MDC */
    + <RZA1_PINMUX(10, 1, 4)>, /* P10_1 = ET_TXER */
    + <RZA1_PINMUX(10, 2, 4)>, /* P10_2 = ET_TXEN */
    + <RZA1_PINMUX(10, 3, 4)>, /* P10_3 = ET_CRS */
    + <RZA1_PINMUX(10, 4, 4)>, /* P10_4 = ET_TXD0 */
    + <RZA1_PINMUX(10, 5, 4)>, /* P10_5 = ET_TXD1 */
    + <RZA1_PINMUX(10, 6, 4)>, /* P10_6 = ET_TXD2 */
    + <RZA1_PINMUX(10, 7, 4)>, /* P10_7 = ET_TXD3 */
    + <RZA1_PINMUX(10, 8, 4)>, /* P10_8 = ET_RXD0 */
    + <RZA1_PINMUX(10, 9, 4)>, /* P10_9 = ET_RXD1 */
    + <RZA1_PINMUX(10, 10, 4)>,/* P10_10 = ET_RXD2 */
    + <RZA1_PINMUX(10, 11, 4)>;/* P10_11 = ET_RXD3 */
    + };
    };

    &extal_clk {
    @@ -88,3 +110,20 @@

    status = "okay";
    };
    +
    +&ether {
    + pinctrl-names = "default";
    + pinctrl-0 = <&ether_pins>;
    +
    + status = "okay";
    +
    + renesas,no-ether-link;
    + phy-handle = <&phy0>;
    +
    + phy0: ethernet-phy@0 {
    + reg = <0>;
    +
    + reset-gpios = <&port4 2 GPIO_ACTIVE_LOW>;
    + reset-delay-us = <5>;
    + };
    +};
    --
    2.7.4
    \
     
     \ /
      Last update: 2017-10-09 10:50    [W:3.153 / U:0.008 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site