lkml.org 
[lkml]   [2016]   [Apr]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Subject[PATCH 4.5 205/238] clk: rockchip: rk3368: fix cpuclk core dividers
    Date
    4.5-stable review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Heiko Stuebner <heiko@sntech.de>

    commit c6d5fe2ca8286f35a79f7345c9378c39d48a1527 upstream.

    Similar to commit 9880d4277f6a ("clk: rockchip: fix rk3288 cpuclk core
    dividers") it seems the cpuclk dividers are one to high on the rk3368
    as well.

    And again similar to the previous fix, we opt to make the divider list
    contain the values to be written to use the same paradigm for them on all
    supported socs.

    Fixes: 3536c97a52db ("clk: rockchip: add rk3368 clock controller")
    Reported-by: Zhang Qing <zhangqing@rock-chips.com>
    Signed-off-by: Heiko Stuebner <heiko@sntech.de>
    Reviewed-by: zhangqing <zhangqing@rock-chips.com>
    Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

    ---
    drivers/clk/rockchip/clk-rk3368.c | 40 +++++++++++++++++++-------------------
    1 file changed, 20 insertions(+), 20 deletions(-)

    --- a/drivers/clk/rockchip/clk-rk3368.c
    +++ b/drivers/clk/rockchip/clk-rk3368.c
    @@ -218,29 +218,29 @@ static const struct rockchip_cpuclk_reg_
    }

    static struct rockchip_cpuclk_rate_table rk3368_cpuclkb_rates[] __initdata = {
    - RK3368_CPUCLKB_RATE(1512000000, 2, 6, 6),
    - RK3368_CPUCLKB_RATE(1488000000, 2, 5, 5),
    - RK3368_CPUCLKB_RATE(1416000000, 2, 5, 5),
    - RK3368_CPUCLKB_RATE(1200000000, 2, 4, 4),
    - RK3368_CPUCLKB_RATE(1008000000, 2, 4, 4),
    - RK3368_CPUCLKB_RATE( 816000000, 2, 3, 3),
    - RK3368_CPUCLKB_RATE( 696000000, 2, 3, 3),
    - RK3368_CPUCLKB_RATE( 600000000, 2, 2, 2),
    - RK3368_CPUCLKB_RATE( 408000000, 2, 2, 2),
    - RK3368_CPUCLKB_RATE( 312000000, 2, 2, 2),
    + RK3368_CPUCLKB_RATE(1512000000, 1, 5, 5),
    + RK3368_CPUCLKB_RATE(1488000000, 1, 4, 4),
    + RK3368_CPUCLKB_RATE(1416000000, 1, 4, 4),
    + RK3368_CPUCLKB_RATE(1200000000, 1, 3, 3),
    + RK3368_CPUCLKB_RATE(1008000000, 1, 3, 3),
    + RK3368_CPUCLKB_RATE( 816000000, 1, 2, 2),
    + RK3368_CPUCLKB_RATE( 696000000, 1, 2, 2),
    + RK3368_CPUCLKB_RATE( 600000000, 1, 1, 1),
    + RK3368_CPUCLKB_RATE( 408000000, 1, 1, 1),
    + RK3368_CPUCLKB_RATE( 312000000, 1, 1, 1),
    };

    static struct rockchip_cpuclk_rate_table rk3368_cpuclkl_rates[] __initdata = {
    - RK3368_CPUCLKL_RATE(1512000000, 2, 7, 7),
    - RK3368_CPUCLKL_RATE(1488000000, 2, 6, 6),
    - RK3368_CPUCLKL_RATE(1416000000, 2, 6, 6),
    - RK3368_CPUCLKL_RATE(1200000000, 2, 5, 5),
    - RK3368_CPUCLKL_RATE(1008000000, 2, 5, 5),
    - RK3368_CPUCLKL_RATE( 816000000, 2, 4, 4),
    - RK3368_CPUCLKL_RATE( 696000000, 2, 3, 3),
    - RK3368_CPUCLKL_RATE( 600000000, 2, 3, 3),
    - RK3368_CPUCLKL_RATE( 408000000, 2, 2, 2),
    - RK3368_CPUCLKL_RATE( 312000000, 2, 2, 2),
    + RK3368_CPUCLKL_RATE(1512000000, 1, 6, 6),
    + RK3368_CPUCLKL_RATE(1488000000, 1, 5, 5),
    + RK3368_CPUCLKL_RATE(1416000000, 1, 5, 5),
    + RK3368_CPUCLKL_RATE(1200000000, 1, 4, 4),
    + RK3368_CPUCLKL_RATE(1008000000, 1, 4, 4),
    + RK3368_CPUCLKL_RATE( 816000000, 1, 3, 3),
    + RK3368_CPUCLKL_RATE( 696000000, 1, 2, 2),
    + RK3368_CPUCLKL_RATE( 600000000, 1, 2, 2),
    + RK3368_CPUCLKL_RATE( 408000000, 1, 1, 1),
    + RK3368_CPUCLKL_RATE( 312000000, 1, 1, 1),
    };

    static struct rockchip_clk_branch rk3368_clk_branches[] __initdata = {

    \
     
     \ /
      Last update: 2016-04-10 21:21    [W:4.398 / U:0.064 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site