lkml.org 
[lkml]   [2016]   [Feb]   [23]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    Patch in this message
    /
    From
    Date
    Subject[PATCH 3.2 58/67] ahci: Intel DNV device IDs SATA
    3.2.78-rc1 review patch.  If anyone has any objections, please let me know.

    ------------------

    From: Alexandra Yates <alexandra.yates@linux.intel.com>

    commit 342decff2b846b46fa61eb5ee40986fab79a9a32 upstream.

    Adding Intel codename DNV platform device IDs for SATA.

    Signed-off-by: Alexandra Yates <alexandra.yates@linux.intel.com>
    Signed-off-by: Tejun Heo <tj@kernel.org>
    Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
    ---
    drivers/ata/ahci.c | 20 ++++++++++++++++++++
    1 file changed, 20 insertions(+)

    --- a/drivers/ata/ahci.c
    +++ b/drivers/ata/ahci.c
    @@ -274,6 +274,26 @@ static const struct pci_device_id ahci_p
    { PCI_VDEVICE(INTEL, 0x3b2b), board_ahci }, /* PCH RAID */
    { PCI_VDEVICE(INTEL, 0x3b2c), board_ahci }, /* PCH RAID */
    { PCI_VDEVICE(INTEL, 0x3b2f), board_ahci }, /* PCH AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b0), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b1), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b2), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b3), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b4), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b5), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b6), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19b7), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19bE), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19bF), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c0), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c1), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c2), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c3), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c4), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c5), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c6), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19c7), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19cE), board_ahci }, /* DNV AHCI */
    + { PCI_VDEVICE(INTEL, 0x19cF), board_ahci }, /* DNV AHCI */
    { PCI_VDEVICE(INTEL, 0x1c02), board_ahci }, /* CPT AHCI */
    { PCI_VDEVICE(INTEL, 0x1c03), board_ahci }, /* CPT AHCI */
    { PCI_VDEVICE(INTEL, 0x1c04), board_ahci }, /* CPT RAID */
    \
     
     \ /
      Last update: 2016-02-23 23:21    [W:4.441 / U:1.812 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site