lkml.org 
[lkml]   [2016]   [Feb]   [1]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH 03/14] clk: sunxi: add bus gates for A83T
On Sun, Jan 31, 2016 at 09:20:55AM +0800, Vishnu Patekar wrote:
> A83T has similar bus gates that of H3, including single gating register has
> different clock parent.
>
> As per H3 and A83T datasheet, usbhost is under AHB2.
>
> However,below shows allwinner source code assignment:
> bits: 26 (ehci0), 27 (ehci1), 29 (ohci0) => AHB1 for A83T.
> bits: 26 (ehci0), 27 (ehci1) => AHB1 for H3
> bits 29, 30, 31(ohci0,1,2) => AHB2 for H3.
>
> until, this confusion is cleared keep it H3 way.
>
> Signed-off-by: Vishnu Patekar <vishnupatekar0510@gmail.com>
> ---
> Documentation/devicetree/bindings/clock/sunxi.txt | 1 +
> drivers/clk/sunxi/clk-sun8i-bus-gates.c | 2 ++
> 2 files changed, 3 insertions(+)

Acked-by: Rob Herring <robh@kernel.org>

\
 
 \ /
  Last update: 2016-02-01 16:21    [W:0.245 / U:0.024 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site