Messages in this thread Patch in this message | | | From | Milo Kim <> | Subject | [PATCH 09/19] irqchip: atmel-aic: add common retrigger function | Date | Mon, 4 Jan 2016 13:28:33 +0900 |
| |
AIC has one register access to retrigger an interrupt. AIC5 requires two register accesses - SSR and ISCR. This patch unifies interrupt retrigger operation.
Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Jason Cooper <jason@lakedaemon.net> Cc: Marc Zyngier <marc.zyngier@arm.com> Cc: Alexandre Belloni <alexandre.belloni@free-electrons.com> Cc: Boris BREZILLON <boris.brezillon@free-electrons.com> Cc: Ludovic Desroches <ludovic.desroches@atmel.com> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: linux-kernel@vger.kernel.org Signed-off-by: Milo Kim <milo.kim@ti.com> --- drivers/irqchip/irq-atmel-aic-common.c | 21 +++++++++++++++++++++ drivers/irqchip/irq-atmel-aic.c | 13 ------------- drivers/irqchip/irq-atmel-aic5.c | 15 --------------- 3 files changed, 21 insertions(+), 28 deletions(-)
diff --git a/drivers/irqchip/irq-atmel-aic-common.c b/drivers/irqchip/irq-atmel-aic-common.c index 533b3e9..ec93725 100644 --- a/drivers/irqchip/irq-atmel-aic-common.c +++ b/drivers/irqchip/irq-atmel-aic-common.c @@ -243,6 +243,26 @@ static void aic_unmask(struct irq_data *d) irq_gc_unlock(bgc); } +static int aic_retrigger(struct irq_data *d) +{ + struct irq_domain *domain = d->domain; + struct irq_chip_generic *bgc = irq_get_domain_generic_chip(domain, 0); + + /* Set interrupt */ + irq_gc_lock(bgc); + + if (aic_is_ssr_used()) { + irq_reg_writel(bgc, d->hwirq, aic_reg_data->ssr); + irq_reg_writel(bgc, 1, aic_reg_data->iscr); + } else { + irq_reg_writel(bgc, d->mask, aic_reg_data->iscr); + } + + irq_gc_unlock(bgc); + + return 0; +} + int aic_common_set_type(struct irq_data *d, unsigned type, unsigned *val) { struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d); @@ -355,6 +375,7 @@ struct irq_domain *__init aic_common_of_init(struct device_node *node, gc->chip_types[0].chip.irq_shutdown = aic_common_shutdown; gc->chip_types[0].chip.irq_mask = aic_mask; gc->chip_types[0].chip.irq_unmask = aic_unmask; + gc->chip_types[0].chip.irq_retrigger = aic_retrigger; gc->private = &aic[i]; } diff --git a/drivers/irqchip/irq-atmel-aic.c b/drivers/irqchip/irq-atmel-aic.c index df12249d..c218716 100644 --- a/drivers/irqchip/irq-atmel-aic.c +++ b/drivers/irqchip/irq-atmel-aic.c @@ -74,18 +74,6 @@ aic_handle(struct pt_regs *regs) handle_domain_irq(aic_domain, irqnr, regs); } -static int aic_retrigger(struct irq_data *d) -{ - struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d); - - /* Enable interrupt on AIC5 */ - irq_gc_lock(gc); - irq_reg_writel(gc, d->mask, AT91_AIC_ISCR); - irq_gc_unlock(gc); - - return 0; -} - static int aic_set_type(struct irq_data *d, unsigned type) { struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d); @@ -185,7 +173,6 @@ static int __init aic_of_init(struct device_node *node, gc = irq_get_domain_generic_chip(domain, 0); gc->chip_types[0].regs.eoi = AT91_AIC_EOICR; - gc->chip_types[0].chip.irq_retrigger = aic_retrigger; gc->chip_types[0].chip.irq_set_type = aic_set_type; gc->chip_types[0].chip.irq_suspend = aic_suspend; gc->chip_types[0].chip.irq_resume = aic_resume; diff --git a/drivers/irqchip/irq-atmel-aic5.c b/drivers/irqchip/irq-atmel-aic5.c index e610780..49d40b4 100644 --- a/drivers/irqchip/irq-atmel-aic5.c +++ b/drivers/irqchip/irq-atmel-aic5.c @@ -83,20 +83,6 @@ aic5_handle(struct pt_regs *regs) handle_domain_irq(aic5_domain, irqnr, regs); } -static int aic5_retrigger(struct irq_data *d) -{ - struct irq_domain *domain = d->domain; - struct irq_chip_generic *bgc = irq_get_domain_generic_chip(domain, 0); - - /* Enable interrupt on AIC5 */ - irq_gc_lock(bgc); - irq_reg_writel(bgc, d->hwirq, AT91_AIC5_SSR); - irq_reg_writel(bgc, 1, AT91_AIC5_ISCR); - irq_gc_unlock(bgc); - - return 0; -} - static int aic5_set_type(struct irq_data *d, unsigned type) { struct irq_domain *domain = d->domain; @@ -239,7 +225,6 @@ static int __init aic5_of_init(struct device_node *node, gc = irq_get_domain_generic_chip(domain, i * AIC_IRQS_PER_CHIP); gc->chip_types[0].regs.eoi = AT91_AIC5_EOICR; - gc->chip_types[0].chip.irq_retrigger = aic5_retrigger; gc->chip_types[0].chip.irq_set_type = aic5_set_type; gc->chip_types[0].chip.irq_suspend = aic5_suspend; gc->chip_types[0].chip.irq_resume = aic5_resume; -- 2.6.4
| |