lkml.org 
[lkml]   [2014]   [Jul]   [21]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
    /
    Date
    From
    SubjectRe: [PATCH 5/8] of: Add Tegra124 EMC bindings
    On 07/11/2014 10:43 AM, Andrew Bresticker wrote:
    > On Fri, Jul 11, 2014 at 7:18 AM, Mikko Perttunen <mperttunen@nvidia.com> wrote:
    >> Add binding documentation for the nvidia,tegra124-emc device tree
    >> node.
    >
    >> diff --git a/Documentation/devicetree/bindings/memory-controllers/tegra-emc.txt b/Documentation/devicetree/bindings/memory-controllers/tegra-emc.txt
    >
    >> +Required properties :
    >> +- compatible : "nvidia,tegra124-emc".
    >> +- reg : Should contain 1 or 2 entries:
    >> + - EMC register set
    >> + - MC register set : Required only if no node with
    >> + 'compatible = "nvidia,tegra124-mc"' exists. The MC register set
    >> + is first read from the MC node. If it doesn't exist, it is read
    >> + from this property.
    >> +- timings : Should contain 1 entry for each supported clock rate.
    >> + Entries should be named "timing@n" where n is a 0-based increasing
    >> + number. The timings must be listed in rate-ascending order.
    >
    > There are upcoming boards which support multiple DRAM configurations
    > and require a separate set of timings for each configuration. Could
    > we instead have multiple sets of timings with the proper one selected
    > at runtime by RAM code, as reported by PMC_STRAPPING_OPT_A_0?
    > Something like:
    >
    > emc {
    > emc-table@0 {
    > nvidia,ram-code = <0>;
    > timing@0 {
    > ...
    > };
    > ...
    > };

    Until recently, there was a binding for Tegra20 EMC in mainline. We
    should make sure the Tegra124 driver (or rather binding...) is at least
    as feature-ful as that was.

    Furthermore, I thought that with some boards, there were more RAM
    options that there were available RAM code strap bits. I assume that in
    mainline, we'll simply have different base DT files for the different
    sets of configurations? Or, will we want to add another level to the DT
    to represent different sets of RAM code values? I'm not sure what data
    source the bootloader uses to determine which set of RAM configuration
    to use when there aren't enough entries in the BCT for the boot ROM to
    do this automatically, and whether we have any way to get that value
    into the kernel, so it could use it for the extra DT level lookup?


    \
     
     \ /
      Last update: 2014-07-22 00:01    [W:6.385 / U:0.280 seconds]
    ©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site