lkml.org 
[lkml]   [2013]   [May]   [16]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
From
SubjectRE: [PATCH] ARM: PL011: add support for extended FIFO-size of PL011-r1p5
Date
Stephen Warren <swarren@wwwdotorg.org> :
>> All r1p5 have 32-byte FIFO depth and it's not configurable. From the
PL011
>> TRM:
>>
>> r1p4-r1p5 Contains the following differences in functionality:
>> * The receive and transmit FIFOs are increased to a depth of
32.
>> * The Revision field in the UARTPeriphID2 Register on page
3-24
>> bits [7:4] now reads back as 0x3.
>
> Well, that certainly isn't true in practice. I think we should revert
> this commit until we can determine what the problem is.

I asked to the ARM support about this. Waiting for reply..



\
 
 \ /
  Last update: 2013-05-16 16:21    [W:0.256 / U:0.208 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site