[lkml]   [2012]   [Aug]   [8]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    Patch in this message
    Subject[PATCH 05/11] perf list: Update documentation about raw event setup
    From: Robert Richter <>

    It was missing that only certain bit fields are passed to the config
    value which confused users. Updating it.

    Signed-off-by: Robert Richter <>
    Cc: Ingo Molnar <>
    Signed-off-by: Arnaldo Carvalho de Melo <>
    tools/perf/Documentation/perf-list.txt | 6 ++++++
    1 file changed, 6 insertions(+)

    diff --git a/tools/perf/Documentation/perf-list.txt b/tools/perf/Documentation/perf-list.txt
    index ddc2252..232be51 100644
    --- a/tools/perf/Documentation/perf-list.txt
    +++ b/tools/perf/Documentation/perf-list.txt
    @@ -15,6 +15,7 @@ DESCRIPTION
    This command displays the symbolic event types which can be selected in the
    various perf commands with the -e option.


    @@ -44,6 +45,11 @@ layout of IA32_PERFEVTSELx MSRs (see [Intel® 64 and IA-32 Architectures Softwar
    of IA32_PERFEVTSELx MSRs) or AMD's PerfEvtSeln (see [AMD64 Architecture Programmer’s Manual Volume 2: System Programming], Page 344,
    Figure 13-7 Performance Event-Select Register (PerfEvtSeln)).

    +Note: Only the following bit fields can be set in x86 counter
    +registers: event, umask, edge, inv, cmask. Esp. guest/host only and
    +OS/user mode flags must be setup using <<EVENT_MODIFIERS, EVENT

    If the Intel docs for a QM720 Core i7 describe an event as:
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to
    More majordomo info at
    Please read the FAQ at

     \ /
      Last update: 2012-08-08 20:42    [W:0.026 / U:16.176 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site