[lkml]   [2012]   [Jun]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    Subject[PATCH v10 0/9] X86 TLB flush optimization
    Thank for Fengguang's 0-day build system. It found 2 build errors on 
    the first and 7th patch.

    So this version fix them, introduce a c_detect_tlb() member into
    struct cpu_dev for tlb entries detection of specific CPU vendor.

    Thanks all of comments and testing on this patchset!


    [PATCH v10 1/9] x86/tlb_info: get last level TLB entry number of CPU
    [PATCH v10 2/9] x86/flush_tlb: try flush_tlb_single one by one in
    [PATCH v10 3/9] x86/tlb: fall back to flush all when meet a THP
    [PATCH v10 4/9] x86/tlb: add tlb_flushall_shift for specific CPU
    [PATCH v10 5/9] x86/tlb: add tlb_flushall_shift knob into debugfs
    [PATCH v10 6/9] mm/mmu_gather: enable tlb flush range in generic
    [PATCH v10 7/9] x86/tlb: enable tlb flush range support for x86
    [PATCH v10 8/9] x86/tlb: replace INVALIDATE_TLB_VECTOR by
    [PATCH v10 9/9] x86/tlb: do flush_tlb_kernel_range by 'invlpg'

     \ /
      Last update: 2012-06-28 03:21    [W:0.023 / U:17.196 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site