lkml.org 
[lkml]   [2012]   [Mar]   [3]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: change last level cache alignment on x86?
On 03/02/2012 11:25 PM, Ingo Molnar wrote:
> * Alex Shi <alex.shi@intel.com> wrote:
>
>> So, with defconfig on x86_64, I saw much changes in System.map:
>> before patched after patched
>> ...
>> 000000000000b000 d tlb_vector_| 000000000000b000 d tlb_vector
>> 000000000000b080 d cpu_loops_p| 000000000000b040 d cpu_loops_
>> ...
> Ok, mind sending a patch, changelogged, with a SOB?

Thanks a lot for review! A patch was sent to you.
> Thanks,
>
> Ingo



\
 
 \ /
  Last update: 2012-03-03 12:33    [W:0.043 / U:0.404 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site