[lkml]   [2011]   [Sep]   [27]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: PCH reference clock cleanups
    On Tue, 27 Sep 2011 10:01:33 +0100, Chris Wilson <> wrote:

    > Oddly in the diagram SSC4 is given as a 100MHz clock that can be used for
    > any output other than DP_A. However, the configuration register marks that
    > as being a test-only mode.

    Ok, it's all irrelevant -- the only configurations using anything other
    than a fixed 120MHz were eDP and LVDS. LVDS used a value from the BIOS, which is
    presumably always 120MHz. eDP ignored the refclk and used fixed PLL

    So, yes, we can always set the refclk to 120MHz; the cases which matter
    were using that value already.

    [unhandled content-type:application/pgp-signature]
     \ /
      Last update: 2011-09-27 18:57    [W:0.018 / U:15.068 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site