Messages in this thread | | | Date | Tue, 15 Feb 2011 13:27:02 -0800 (PST) | Subject | Re: [PATCH 0/2] jump label: 2.6.38 updates | From | David Miller <> |
| |
From: Will Simoneau <simoneau@ele.uri.edu> Date: Tue, 15 Feb 2011 16:11:23 -0500
> Note how the cache and cache coherence protocol are fundamental parts of this > operation; if these instructions simply bypassed the cache, they *could not* > work correctly - how do you detect when the underlying memory has been > modified?
The issue here isn't L2 cache bypassing, it's local L1 cache bypassing.
The chips in question aparently do not consult the local L1 cache on "ll" instructions.
Therefore you must only ever access such atomic data using "ll" instructions.
| |