Messages in this thread Patch in this message | | | From | Joerg Roedel <> | Subject | [PATCH 02/22] iommu/amd: Fix wrong address masks in tlb flush code | Date | Mon, 5 Dec 2011 14:34:17 +0100 |
| |
Using PAGE_MASK is not sufficient because it masks out the high bits too. But the IOMMU supports 64 bits and not only 52. So change the masks to only mask out the low 12 bits.
Signed-off-by: Joerg Roedel <joerg.roedel@amd.com> --- drivers/iommu/amd_iommu.c | 4 ++-- drivers/iommu/amd_iommu_types.h | 1 + 2 files changed, 3 insertions(+), 2 deletions(-)
diff --git a/drivers/iommu/amd_iommu.c b/drivers/iommu/amd_iommu.c index 661e2bb..f2eec1c 100644 --- a/drivers/iommu/amd_iommu.c +++ b/drivers/iommu/amd_iommu.c @@ -551,7 +551,7 @@ static void build_inv_iommu_pages(struct iommu_cmd *cmd, u64 address, s = 1; } - address &= PAGE_MASK; + address &= IOMMU_IO_PAGE_MASK; memset(cmd, 0, sizeof(*cmd)); cmd->data[1] |= domid; @@ -582,7 +582,7 @@ static void build_inv_iotlb_pages(struct iommu_cmd *cmd, u16 devid, int qdep, s = 1; } - address &= PAGE_MASK; + address &= IOMMU_IO_PAGE_MASK; memset(cmd, 0, sizeof(*cmd)); cmd->data[0] = devid; diff --git a/drivers/iommu/amd_iommu_types.h b/drivers/iommu/amd_iommu_types.h index f8dd9ae..a8a994b 100644 --- a/drivers/iommu/amd_iommu_types.h +++ b/drivers/iommu/amd_iommu_types.h @@ -233,6 +233,7 @@ #define DTE_FLAG_IOTLB (0x01UL << 32) #define IOMMU_PAGE_MASK (((1ULL << 52) - 1) & ~0xfffULL) +#define IOMMU_IO_PAGE_MASK (~(0xfffULL)) #define IOMMU_PTE_PRESENT(pte) ((pte) & IOMMU_PTE_P) #define IOMMU_PTE_PAGE(pte) (phys_to_virt((pte) & IOMMU_PAGE_MASK)) #define IOMMU_PTE_MODE(pte) (((pte) >> 9) & 0x07) -- 1.7.5.4
| |