lkml.org 
[lkml]   [2010]   [Feb]   [2]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: [PATCH] isp1760: Flush the D-cache for the pipe-in transfer buffers
Ming Lei wrote:
> 2010/2/2 Catalin Marinas <catalin.marinas@arm.com>:
>
>> + if (usb_pipein(urb->pipe) && usb_pipetype(urb->pipe) == PIPE_BULK) {
>> + void *ptr;
>> + for (ptr = urb->transfer_buffer;
>> + ptr < urb->transfer_buffer + urb->transfer_buffer_length;
>> + ptr += PAGE_SIZE)
>> + flush_dcache_page(virt_to_page(ptr));
>
> If the page is mapped into highmem, seems virt_to_page doesn't work well.

This does not matter because this can not happen :). If the buffer is
highmem then a bounce buffer is used. See commit 96983d2d8 aka "USB:
storage: set bounce limit for non-DMA-capable host controllers"


Sebastian


\
 
 \ /
  Last update: 2010-02-02 16:57    [W:0.080 / U:0.084 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site