Messages in this thread | | | Subject | Re: USB mass storage and ARM cache coherency | From | Catalin Marinas <> | Date | Tue, 02 Feb 2010 14:35:48 +0000 |
| |
On Tue, 2010-02-02 at 13:36 +0000, Ming Lei wrote: > 2010/2/2 Catalin Marinas <catalin.marinas@arm.com>: > > > In the iSCSI case, does the HCD driver write directly to a page cache > > page? Or it just fills in network packets that are copied to page cache > > pages by the iSCSI code (sorry, I'm not familiar with this part of the > > kernel). If the latter, the cache flushing in the HCD driver would not > > help and it needs to be done in the iSCSI code. > > So we should flush dcache page in the place where the user mapped > page is copied to, instead of low level driver which does not do such > thing always.
Or both if you can't be sure whether the driver copies directly to a page cache page.
-- Catalin
| |