[lkml]   [2010]   [Feb]   [17]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
Messages in this thread
    SubjectRe: USB mass storage and ARM cache coherency
    Am Mittwoch, 17. Februar 2010 10:05:43 schrieb Benjamin Herrenschmidt:
    > > Would you care to elaborate on the exact nature of the bug you are
    > > fixing?
    > I missed part of this thread, so forgive me if I'm a bit off here, but
    > if the problem is indeed I$/D$ cache coherency vs. PIO transfers, then
    > this is a long solved issue on other archs such as ppc (and I think
    > sparc).

    We should have changed the subject line.

    There's a second problem. It turns out that on ARM
    mapping for DMA must not be done if PIO will be used. Some HCDs
    use PIO for some transfers but DMA for others. The generic layer
    must learn about this.


     \ /
      Last update: 2010-02-17 10:19    [W:0.018 / U:10.976 seconds]
    ©2003-2017 Jasper Spaans. hosted at Digital OceanAdvertise on this site