lkml.org 
[lkml]   [2009]   [Nov]   [10]   [last100]   RSS Feed
Views: [wrap][no wrap]   [headers]  [forward] 
 
Messages in this thread
/
Date
From
SubjectRe: Fix typo in intel cache size

* Dave Jones <davej@redhat.com> wrote:

> I double-checked the datasheet. This should be 2MB.
>
> Signed-off-by: Dave Jones <davej@redhat.com>
>
> diff --git a/arch/x86/kernel/cpu/intel_cacheinfo.c b/arch/x86/kernel/cpu/intel_cacheinfo.c
> index 804c40e..6123138 100644
> --- a/arch/x86/kernel/cpu/intel_cacheinfo.c
> +++ b/arch/x86/kernel/cpu/intel_cacheinfo.c
> @@ -94,7 +94,7 @@ static const struct _cache_table __cpuinitconst cache_table[] =
> { 0xd1, LVL_3, 1024 }, /* 4-way set assoc, 64 byte line size */
> { 0xd2, LVL_3, 2048 }, /* 4-way set assoc, 64 byte line size */
> { 0xd6, LVL_3, 1024 }, /* 8-way set assoc, 64 byte line size */
> - { 0xd7, LVL_3, 2038 }, /* 8-way set assoc, 64 byte line size */
> + { 0xd7, LVL_3, 2048 }, /* 8-way set assoc, 64 byte line size */

ah, thanks - applied.

I also marked both fixes from you for -stable backport - these are
pretty risk-free fixes and cpuinfo looks ugly on new CPUs without a
proper cache size entry.

Thanks,

Ingo


\
 
 \ /
  Last update: 2009-11-10 21:57    [W:0.028 / U:0.416 seconds]
©2003-2020 Jasper Spaans|hosted at Digital Ocean and TransIP|Read the blog|Advertise on this site